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Abstract—This paper presents a new synchronization scheme
for detecting multiple positive-/negative-sequence frequency har-
monics in three-phase systems for grid-connected power convert-
ers. The proposed technique is called MAVF-FLL because it is
based on the use of multiple adaptive vectorial filters (AVFs)
working together inside a harmonic decoupling network (HDN),
resting on a frequency-locked loop (FLL) which makes the system
frequency adaptive. The method uses the vectorial properties of
the three-phase input signal in the  reference frame in order
to obtain the different harmonic components. The MAVF-FLL
is fully designed and analyzed addressing the tuning procedure
in order to obtain the desired and predefined performance.
The proposed algorithm is evaluated by both simulation and
experimental results, demonstrating its ability to perform as
required for detecting different harmonic components under a
highly unbalanced and distorted input grid voltage.
I. INTRODUCTION
THE DISTRIBUTED power generation networks andsmartgrids are characterized by a high penetration of
renewable energies, like wind or PV, and the inclusion of
energy storage systems. The integration of these energy re-
sources has been achieved by means of using power electronic
devices as grid interface [1]–[3]. On the other hand, system
operators have introduced new and high demanding grid codes
oriented to ensure a proper performance of these devices in
order to achieve a reliable, efficient and safe operation of the
grid [4], [5]. As a consequence, companies and academia have
paid a great effort to develop new control strategies for grid
connected power converters. The new control schemes allow to
achieve an optimal and efficient operation of power electronics
converters [6]–[12].
The new grid codes impose to power converters to stay
connected and supporting the grid service even if the voltage
at its point of common coupling (PCC) is distorted and
unbalanced. In this way, power converters should be properly
synchronized with the grid. Therefore, the synchronization
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algorithm accuracy plays a fundamental role in the perfor-
mance achieved by the control strategies. The main task of
this mechanism is to provide synchronization with the voltage
at the PCC under any circumstance. Several strategies can
be used to synchronize the power converter with the grid
voltage. The most conventional is the phase-locked loop (PLL)
technology [13]–[15]. This technique has been extensively
used in both single and three-phase systems, where it is
based on synchronous reference frame (SRF-PLL) [16]. The
main drawback of SRF-PLLs is that their performance under
unbalanced and/or distorted voltage are reduced. This makes
this technique unsuitable for the power converters under the
new grid codes requirements [17].
Several proposals have been developed to cope with this
issue such as the use of two SRFs and a decoupling network
to separate the effects of the positive- and negative-sequence
voltage components [18], or the use of three single-phase PLLs
combined with a positive-sequence calculator without using
any SRF [19].
Another approach consists of using the frequency-locking
concept for synchronizing. The main advantage of the
frequency-locked loop (FLL) is that it estimates the frequency
of the input grid voltage, which is a signal that is not affected
by sudden changes [20]. Therefore it is more convenient than
the phase-angle based method used by the PLL algorithms.
A system consisting of a synchronization scheme based on
multiple second-order generalized integrator resting on an FLL
(MSOGI-FLL) was presented in [21]. Its main advantage is
that it allows to perform an analysis of the input signal in
real-time, providing an accurate estimation of the fundamental
and harmonic components of the grid voltage.
On the other hand, solutions based on the application of
parallel adaptive notch filters (ANFs) for estimating the har-
monic content in real-time can also be found in the literature.
A single-phase scheme was presented in [22] and later was ex-
tended to three-phase systems by applying three single-phase
synchronization schemes based on a direct frequency-adaptive
estimation algorithm [23], [24]. Other synchronization meth-
ods are also presented in the literature, like a delayed signal
cancellation scheme shown in [25] or the use of vectorial filters
as a synchronization scheme proposed in [26]–[28], where,
complex coefficient band-pass filters are used to extract the
positive-/negative-sequence frequency harmonics.
This paper presents a new synchronization scheme for
2detecting multiple positive-/negative-sequence frequency har-
monics in three-phase systems. The proposed technique has
been named MAVF-FLL because it is based on the use of
multiple adaptive vectorial filters (AVFs). These AVFs have
been used previously for controlling active filters with excel-
lent results [29]. In the proposed synchronization approach,
the AVFs work together inside a harmonic decoupling network
(HDN), resting on an FLL.
Comparing the proposed AVF with MSOGI-FLL, the main
difference is the way used to arrive to the AVF expression.
The new method uses a vectorial approach where the -axis
measurement is influencing the filtered -axis signal and vice
versa. On the other hand, the MSOGI-FLL is rather a particular
band-pass filter that can be applied to single-phase, as well as
three-phase signals represented in any reference frame (natural
abc frame or the  frame). In the three-phase case, the
vectorial properties of the signals are then not considered until
the filtered signals are used for sequence separation. The AVF
presented in this paper is however inherently connected to the
vectorial properties of three-phase signals in the  reference
frame, and is therefore specifically adapted to three-phase
systems. Although it is possible to use it also for single-phase
systems by considering these cases as a highly unbalanced
three-phase system [26].
When brought into comparison with the cascaded delay sig-
nal cancellation PLL method [25], the proposed AVF strategy
uses complex coefficient filters for grid synchronization. While
in [25] it is applied the symmetric component theory to extract
the fundamental-frequency positive sequence by employing
finite impulse response (FIR) filters to attenuate the rest.
On the other hand, compared with previous complex co-
efficient filters used for positive-/negative-sequence harmonic
detection, [26]–[28], the approach followed to obtain the
AVF coefficients uses the vectorial properties of the three-
phase input signal in the  reference frame in order to
obtain the final complex coefficient filter. In this way, the
proposed scheme lies on using a vectorial approach which
is different from previous methods, because the expression
for the synchronization algorithm is derived from the vector
properties of the input signals providing useful characteristics
for the tuning of the design constants. The main advantage of
the method is that these constants can be chosen to provide
a desired and predefined performance. Besides, the presented
scheme can be easily implemented in low-cost DSP hardware
with low computational cost permitting to estimate in real time
the fundamental and harmonic components of the input signal.
The paper is divided as follows. In section II the AVF
is derived. Then, in section III its functional block is an-
alyzed and the criteria for tuning the design constants are
established. After that, the frequency adaptation loop is pro-
posed and analyzed in sections IV and V. The performance
under unbalanced and distorted input voltage is studied in
sections VI and VII. Finally section VIII shows the experi-
mental results of the proposed algorithm in order to evaluate
the effectiveness of the proposal when it is implemented in a
real system based on a DSP platform.
II. THE ADAPTIVE VECTORIAL FILTER
In this section, the adaptive vectorial filter (AVF) is de-
signed. In order to develop the AVF lets suppose an input
vector a defined in the stationary reference frame  by
a = Ap

cos(!t)
sin(!t)

: (1)
Lets assume parameter ! is a constant or slowly variant value.
This assumption can be considered true for reconstructing
the grid voltages, because the grid frequency can not change
suddenly. Thus the following analysis is a valid approximation
for this application. In that case, it is possible to calculate the
derivative over the time of a as
da
dt
= !Ja ; (2)
where matrix J is
J =

0  1
1 0

: (3)
Lets b be the output vector of the AVF. Then the scalar
and vectorial products of a and b are
sp = bTa (4)
vp = bTJa : (5)
From (4) and (5) it can be obtained the derivative over the
time of sp and vp
dsp
dt
=
 
dbT
dt
+ !bTJ
!
a (6)
dvp
dt
=
 
dbT
dt
+ !bTJ
!
Ja : (7)
As the objective is to reconstruct a from b then it must
be satisfied that
sp ! sp = aTa (8)
vp ! vp = 0: (9)
Taking into account (8) and (9), equations (6) and (7) can
be manipulated to define the expression of b in such a way
that it achieves these objectives.
If ~sp is defined as
~sp , sp  sp; (10)
then (6) can be transformed in
d ~sp
dt
+ ksp ~sp+
dsp
dt
  ksp ~sp =
 
dbT
dt
+ !bTJ
!
a : (11)
From (11) it can be noticed that choosing
dsp
dt
  ksp ~sp ,
 
dbT
dt
+ !bTJ
!
a ; (12)
then
3d ~sp
dt
+ ksp ~sp = 0: (13)
It can be observed that (13) represents a first order linear
system and that ~sp tends exponentially towards zero when
ksp > 0. Thus, condition represented in (8) is fulfilled.
Equation (12) can be simplified regarding (4) and that sp
is a constant. In that case, (12) is reduced to
kspa
T
a =
 
dbT
dt
+ !bTJ + kspb
T

!
a ; (14)
therefore, the dynamics representing b must satisfy
dbT
dt
+ !bTJ + kspb
T
 = kspa
T
 + k1a
T
J: (15)
Similar analysis can be done starting from (7). In that case
~vp is defined as
~vp , vp  vp; (16)
and therefore (7) can be manipulated to be
d ~vp
dt
+ kvp ~vp+
dvp
dt
  kvp ~vp =
 
dbT
dt
+!bTJ
!
Ja : (17)
Now if it is chosen
dvp
dt
  kvp ~vp ,
 
dbT
dt
+ !bTJ
!
Ja ; (18)
then
d ~vp
dt
+ kvp ~vp = 0: (19)
Again, it can be observed that (19) corresponds to a first
order linear system with ~vp tending exponentially towards zero
when kvp > 0. Therefore condition in (9) is also achieved.
Now (18) can be simplified considering (5) and that vp is
a constant equal to 0. Taking into account these factors, (18)
can be rewritten as
0 =
 
dbT
dt
+ !bTJ + kvpb
T

!
Ja ; (20)
and as a consequence the dynamics of b should be defined
as
dbT
dt
+ !bTJ + kvpb
T
 = k2a
T
 : (21)
Notice that conditions (8) and (9) should be satisfied simul-
taneously. In order to achieve this, design constants ksp, k1,
kvp and k2 should be chosen suitably. In this case, the choice
for these constants is
Fig. 1. Block diagram of the AVF structure (scalar notation).
AVF
Fig. 2. Block diagram of the AVF structure (vectorial notation).
ksp = kvp = k2 = !kf (22)
k1 = 0: (23)
Under this situation (15) and (21) lead to the same equation
db
dt
= !Jb + !kf (a   b); (24)
that finally represents the dynamic of b . It should be noticed
that (24) is used to reconstruct an input signal of frequency !.
In this way, if ! is considered as an unknown parameter that
can be calculated in real time, then (24) can be made adaptive
as will be shown in section IV. The value of the output signal
can be calculated using the block diagram presented in Fig. 1
that has been expressed in its scalar form. As can be observed,
the coupling between the  and  axes is presented because
the -axis signals are influencing the filtered -signal and vice
versa. This block diagram can be drawn in a compact way by
using a vectorial notation as shown in Fig. 2.
III. ANALYSIS AND TUNING OF THE AVF
To tune the design constant kf of the AVF, it is necessary
to consider the final closed loop expressions for (13) and (19)
when ksp and kvp are chosen equal to !kf . Assuming ! to
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Fig. 3. Response of the AVF for a 50 Hz input signal.
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Fig. 4. Response of the AVF for a 250 Hz input signal.
be constant or slowly variant, it is possible to solve these
equations.
~sp = ~spoe
 !kf t (25)
~vp = ~vpoe
 !kf t (26)
The value kf then can be chosen for a certain predefined
settling time Ts. For instance, if in Ts it is desired to have
only a 1 % of the initial error value then
kf  4:6
!Ts
: (27)
Besides, Ts can be selected proportional to the number of
periods of the input signal that should be used to reconstruct
the signal. For instance if parameter k is chosen as the number
of periods with k > 0 then
Ts = kT0; (28)
finally, considering that
! =
2
T0
; (29)
then the design constant can be calculated as
kf  0:73
k
: (30)
Fig. 3 and Fig. 4 show the response of the AVF when the
input signal frequency is 50 Hz and 250 Hz respectively with
an amplitude of 100 V in both cases. The simulations have
been performed using a discrete implementation of (24). The
sampling frequency is 10 kHz and the number of periods to
reconstruct the input signal is chosen to be k = 1 thus the
value of kf is finally 0.73. It can be noticed that in both cases
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Fig. 5. Bode diagram of the AVF for ! equal to 50 Hz and different values
of k.
the input signal is reconstructed properly and in one period
as expected. However, the effect of the sampling frequency is
clearly visible in Fig. 4. Thus, the sampling frequency should
be chosen carefully when it is necessary to reconstruct high
frequency signals.
The analysis of the behavior of the AVF can be done through
its transfer function. To obtain such a transfer function, (24)
should be expressed in a more suitable form.

b
b

=
!kf
(s+ !kf )
2
+ !2

(s+ !kf )  !
! (s+ !kf )

a
a

; (31)
now, using complex notation and considering
A = a + ja (32)
B = b + jb (33)
the transfer function can be obtained from (31) like
H(s) =
B
A
=
!kf (s+ !kf + j!)
(s+ !kf )
2
+ !2
: (34)
Fig. 5 shows the bode diagram of (34). In this diagram, !
has been chosen to be 50 Hz, because this value is commonly
adopted as the grid frequency in Europe. Other value could
be adopted and the same conclusions would be addressed.
Several plots have been represented for different values of
parameter k, which finally defines the AVF design constant
kf through (30). For any value of k, the gain and phase
of the AVF for the frequency ! are zero. For any other
frequency the input signal is attenuated and shifted. This
behavior ensures the extraction of the desired component.
Besides, it can be noticed that increasing k the filter is more
selective. However k represents the number of cycles needed
to reconstruct the desired frequency component. Thus a trade-
off between selectivity and speed should be considered when
the input signal contents more than one harmonic component.
5IV. FREQUENCY ADAPTATION LOOP
The frequency parameter ! of the AVF is critical to achieve
the correct reconstruction of the input signal. As it can be
observed in Fig. 5, if the input signal has a different frequency
than the AVF parameter then this signal will be attenuated
and therefore the output signal will never achieve the desired
value. For this reason, it is necessary to develop a frequency
adaptation loop allowing to calculate the correct parameter !.
This task can be performed by a FLL which allow to calculate
the actual value of ! [20], [21], [30].
Lets suppose that the frequency parameter of the AVF is b!.
Under this assumption (24) is transformed in
db
dt
= b!Jb + b!kf (a   b): (35)
When (35) is used to obtain the output signal, by introducing
it in (17), the equation of the dynamic for ~vp changes to
d ~vp
dt
+ kf b! ~vp = spe!; (36)
where e! is the error between the input signal frequency ! andb!, defined as
e! , b!   !: (37)
To estimate b! a Lyapunov function approach is used [31].
Lets define the positive semidefinite function W
W =
1
2
~vp2 +
1
2
e!2; (38)
where  > 0 is the design constant used in the proposed
adaptive law. The time derivative of (38) along the trajectories
of ~vp is
_W = ~vp (spe!   kf b! ~vp) + 1

e!de!
dt
; (39)
which is made negative semidefinite by proposing the adaptive
law
de!
dt
=  sp ~vp: (40)
This yields
_W =  kf b! ~vp2: (41)
The stability and convergence of the proposed adaptive law
can be done using Lasalle’s arguments. AsW  0 and _W  0
then should be true that
lim
t!1
_W = 0; (42)
taking into account expression (41) and that kf 6= 0 and b! 6= 0,
the only possibility is
lim
t!1 ~vp = 0: (43)
Finally, regarding (36) and considering that sp 6= 0, then
lim
t!1 e! = 0: (44)
Thus (44) ensures that the error between ! and b! tends to
0 and therefore that AVF can be properly tuned to the input
signal frequency. To calculate b! it is necessary to consider that
! is a constant or slowly variant signal. Under this assumption
de!
dt
 db!
dt
; (45)
So the final expression to calculate b! is
db!
dt
=  sp ~vp: (46)
It should be noticed that if the input signal has a very
high content of negative-sequence or any other harmonic
component, the angular speed of the input vector may oscillate
and the amplitude of these oscillations may be high. Therefore
under this situation the last assumption will not be valid and
these variations should be considered to calculate !. This
situation only appears for very severe grid faults and in this
case the power converter should be disconnected from the
grid for a safe operation [32]. In spite of this, for the grid
synchronization application it should be noticed that ! is a
signal that does not suffer sudden variations during normal
grid operation or under most of grid faults. Thus the proposed
analysis can be considered as valid.
V. ANALYSIS AND TUNING OF THE FREQUENCY
ADAPTATION LOOP
Tuning the design constant  is not immediate due to the
fact that the proposed adaptive law has a highly non linear
behavior. As a first approximation considering definitions (4),
(5) and (16) and that vp = 0 then
sp = ja jjb jcos (47)
~vp = ja jjb jsin (48)
where  is the angle between the input and output vector.
Lets rewrite the dynamic of e!, (40), as
de!
dt
=   ja j2jb j2 sp ~vp; (49)
where  is the new design constant. The main advantage of
this formulation is that the behavior of (49) will not depend
on the module values of the input and output vectors.
To calculate the value of  it can be considered that when
the system is reaching its steady state it can be assumed that
sp  ja jjb j (50)
vp  ja jjb j
kf b!1 e!; (51)
where b!1 is the value achieved by the estimator in steady
state and (51) can be derived from (36).
Replacing (50) and (51) in (49) allows to approximate the
behavior of the dynamic of e! as
de!
dt
=   
kf b!1 e!: (52)
This expression corresponds to a first order linear system that
can be easily integrated as
e! = e!o e  kf b!1 t (53)
6Frequency adaptation loop
Fig. 6. Block diagram of the frequency adaptation loop.
AVF
Frequency
Adaptation
Loop
Fig. 7. Basic synchronization system scheme.
From (53) it is possible to calculate  to achieve a desired
settling time T! . For instance, if for T! it is desired to have
only a 1 % of the initial error value then
  4:6kf b!1
T!
: (54)
Now, considering (45) and replacing b!1 by b! in (54). The
expressions used to estimate the AVF frequency parameter are
 , 4:6kf b!
T!
(55)
db!
dt
=   ja j2jb j2 sp ~vp: (56)
Comparing (46) and (56) it is clear the gain  of the frequency
adaptation loop is given by
 =

ja j2jb j2 ; (57)
where,  is calculated by means of (55). It should be noticed
that when the grid voltage is approaching to zero design
constant  has to be limited to a maximum value [33].
Fig. 6 presents the block diagram of the frequency adapta-
tion loop. Besides, Fig. 7 shows the scheme of the proposed
synchronization system including the AVF and the frequency
adaptation loop.
Fig. 8 and Fig. 9 show the performance achieved by the
proposed frequency adaptation loop. In Fig. 8 the frequency
of the input signal is changed suddenly from 50 Hz to 55 Hz
and after 0.15 s it is restored to its previous value. A similar
situation is presented in Fig. 9 but here the frequency step
is from 50 Hz to 45 Hz and backward. The response of the
proposed adaptive law is shown for several values of settling
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Fig. 8. Frequency adaptation loop response for an input signal frequency
step from 50 Hz to 55 Hz and backward with different values of T! .
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step from 50 Hz to 45 Hz and backward with different values of T! .
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Fig. 11. AVF response for an input signal frequency step from 50 Hz to
45 Hz and backward with different values of T! .
time. As it is shown, the proposed frequency adaptation loop
performs as expected and the frequency estimation is achieved
in the defined time interval.
It can be noticed in Fig. 8 and Fig. 9 that for T! in the
range as the settling time of the AVF both dynamics interact
and an overshoot appears. It should be considered that (53) is
an approximation for the steady state behavior but the actual
dynamic of e! during transient is defined by (49) which has
a non linear behavior, therefore there is a trade-off between
settling time and overshoot. This must be considered when T!
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Fig. 12. System response: (a) Estimated frequency, (b) Positive output
voltages.
is chosen, especially if not only a frequency step is imposed in
the input signal but also amplitude and phase changes are also
included. Under this situation the non linear behavior of the
adaptive law clearly appears during the transient response and
higher overshoots can be produced. This effect is shown in
Fig. 10 where an input reference step from 100\0o to 50\ 
30o is done including a frequency step from 50 Hz to 45 Hz
and backward. The results show that the proposed frequency
adaptation loop works properly also under these conditions.
Besides, the defined settling time is also achieved. It should
be noticed that the transient response will vary for different
amplitude or phase changes. This is because in (56) the values
of sp and ~vp depend on the actual module and position of the
input and output vectors. For the sake of simplicity, Fig. 11
only shows the output of the AVF for one phase. It can be
observed that for increasing values of T! the AVF needs more
time to reconstruct the input signal. Thus the trade-off between
speed and overshoot should be considered in order to achieve
a desired performance.
VI. AVF PERFORMANCE UNDER UNBALANCED INPUT
CONDITIONS
One of the most important tasks of a grid synchronization
system is to obtain the positive- and negative-sequence of the
grid voltage under unbalanced conditions. For this reason the
scheme presented in Fig. 7 is tested when a fault occurs in
the input voltage. The pre-fault voltage is 100\0o with 50 Hz
and the post-fault voltage is 50\   30o and 25\110o for the
positive- and the negative-sequence respectively. Besides, it
has been also considered a sudden change in the grid frequency
from 50 Hz to 45 Hz. The design parameters are kf = 0:73
and T! = 0:1s. Fig. 12 shows the obtained results. It can
be noticed that the performance is not good. In Fig. 12a it
can be observed that the estimated frequency does not achieve
AVF
AVF
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Loop
Fig. 13. Synchronization system scheme under unbalanced conditions.
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Fig. 14. System response: (a) Estimated frequency, (b) Positive output
voltages, (c) Negative output voltages.
the actual input frequency value and moreover it has a non
negligible ripple. On the other hand, Fig. 12b shows that the
input positive-sequence is not reconstructed properly. Finally,
8this scheme does not allow to calculate the negative-sequence.
For all these reasons, it is clear that it is necessary to modify
the proposed synchronization scheme.
It was shown in section III that the AVF has unity gain
and zero phase only for the tuned frequency. For any other
frequency it attenuates the input. From Fig. 5 it can be
observed that attenuation for other components depends on
the value of design constant kf . Therefore, if the input signal
has several components, then one option will consist on
decreasing the value of kf providing the desired attenuation.
As a counterpart, lower values of kf imply higher settling
times. As a consequence, this choice reduces the performance
of the system and it should be avoided if possible. Besides,
this solution does not solve the problem of reconstructing the
negative-sequence of the input signal.
The proposed solution is to use two independent AVFs
tuned for the positive- and negative-sequence respectively.
Also, a cross-feedback network is also included. This network
mainly consists on subtracting the undesired component at
the input of each AVF. It should be noted that only one
frequency adaptation loop is necessary because the frequency
for the negative-sequence AVF can be calculated as  b!.
Besides, the inputs for the frequency adaptation loop are those
corresponding to the positive-sequence signals. The scheme of
the proposed solution is shown in Fig. 13. It should be noticed
that structural differences between previous synchronization
schemes and the proposed solution are present. For instance,
the MSOGI-FLL requires a positive- and negative-sequence
network calculation that is applied to the output signals from
the SOGI-based filter [21]. The same approach is followed
when ANFs are used [23], [24]. In the proposed AVF, it
is needed the decoupling network before filtering the input
signals due to the vectorial approach. Compared with other
complex coefficient filter solutions, in [26] the decoupling
network is not used, but a cascaded structure is proposed to
extract the positive- and negative-sequence. On the other hand,
the proposed cross-feedback network also appears in [28], in
order to achieve the desired behavior.
Fig. 14 plots the obtained results under the previous
fault conditions when the proposed modified synchronization
scheme is used. Now it can be observed that the system per-
forms as expected. In Fig. 14a is presented the estimated input
frequency, as it can be noticed the steady state achieves the ac-
tual frequency value in the defined settling time. Regarding the
positive- and negative-sequence, Fig. 14b and Fig. 14c display
that both signals can be reconstructed properly maintaining the
desired performance.
VII. SYNCHRONIZATION UNDER UNBALANCED AND
DISTORTED INPUT CONDITIONS
Unbalanced and distorted input voltages condition is a com-
mon situation after a grid fault. Following the same reasoning
proposed in section VI, it is clear that it will be necessary to
use one AVF for each harmonic and sequence that should be
detected. Besides, the cross-feedback network is also included,
thus the final synchronization scheme is shown in Fig. 15. It
should be noticed that this kind of cross-feedback network
AVF
AVF
AVF
AVF
Frequency
Adaptation
Loop
Fig. 15. Synchronization system scheme under unbalanced and distorted
conditions.
TABLE I
SYSTEM VARIABLES.
Parameter Description
1st harmonic positive-sequence 50\  30o
1st harmonic negative-sequence 25\110o
5th harmonic negative-sequence 20\0o
7th harmonic positive-sequence 20\0o
11th harmonic negative-sequence 20\0o
has been previously used in other synchronization structures
like in [28] or the MSOGI-FLL [21] where it was called
harmonic detection network (HDN). This solution presented
good results and for the proposed AVF scheme allows to
remove the undesired harmonics components before the input
signals are filtered.
The proposed scheme has been tested during a grid fault.
Initially, the pre-fault grid voltage is 100\0o with 50 Hz.
The post-fault voltage is composed by several harmonics with
different sequences. Besides, it has been also considered a
sudden change in the grid frequency from 50 Hz to 45 Hz.
The values for each harmonic are summarized in Table I and
the resulting input voltages are plotted in Fig. 16.
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Fig. 16. Unbalanced and distorted input voltages for testing the proposed
synchronization scheme.
To obtain the harmonic components of the input voltages
five AVF have been used. Each one tuned to the appropriate
harmonic and sequence, that is, positive 1st harmonic, negative
1st harmonic, negative 5th harmonic, positive 7th harmonic
and negative 11th harmonic. As the input voltages have high
order frequency components, the sampling frequency has been
set to 20 kHz in order to obtain a more accurate reconstruction
of the 11th harmonic. It should be noticed that the number
of samples in the reconstructed signal decrease when the
harmonic order increases. The gains for the AVF tuned at
the fundamental frequency have been set to kpf;1 = 0:73
and knf;1 = 0:73. The gain for the rest of components are
knf;5 = k
p
f;7 = k
n
f;11 = 0:073. This makes the AVFs for the
high order harmonics more selective but does not diminish the
performance of the system because the overall settling time is
defined by the lower frequency component. Finally, the settling
time for the frequency adaptation loop is set to T! = 0:1 s.
Fig. 17 shows the response of the proposed synchroniza-
tion system under the aforementioned unbalanced and highly
distorted grid conditions. The plot in Fig. 17a confirms that
the frequency adaptation loop works properly and exhibits the
expected behavior. Fig. 17b and Fig. 17c present the detection
of the fundamental positive- and negative-sequences. It can
be noticed that the signals are reconstructed almost perfectly.
Finally, Fig. 17d, Fig. 17e and Fig. 17f display the behavior
of the system for the reconstruction of the high order harmonic
components. It can be observed that the proposed scheme
provides and accurate detection of these components even
when a step in the input frequency has been considered.
Finally, it should be noticed that the behavior of the MAVF-
FLL was tested without considering the effects of dc or inter-
harmonics disturbances. However, it must be pointed out that
the AVF attenuates the dc signal as can be observed from its
bode diagram in Fig. 5. Besides, the MAVF-FLL is able to
estimate inter-harmonics components as well, just by adding
AVF blocks tuned at the proper frequency.
VIII. EXPERIMENTAL RESULTS
The behavior of the proposed synchronization algorithm
has been tested in a real system. For this purpose a power
converter prototype connected to a programmable three-phase
ac source has been used. The experimental setup consists on a
three-phase two-cell H-Bridge cascaded converter working as
a STATCOM. The scheme of the laboratory setup is depicted
in Fig. 18 and the main system parameters are summarized in
Table II.
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Fig. 17. Simulation system response: (a) Estimated frequency, (b) Positive
1st harmonic output voltages, (c) Negative 1st harmonic output voltages,
(d) Negative 5th harmonic output voltages, (e) Positive 7th harmonic output
voltages, (f) Negative 11th harmonic output voltages.
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Fig. 18. Experimental setup layout.
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Fig. 19. Three-phase Two-Cell Cascade H-Bridge Converter laboratory
prototype: (a) Power stage of one cell, (b) Hardware control boards.
The converter prototype is shown in Fig. 19. The core of
the control hardware is based on the TMS320F28335 DSP
TABLE II
SYSTEM PARAMETERS.
Parameter Value
Smoothing inductor L = 1 mH
DC-Link capacitor C = 2200 F
Grid voltage (pre-fault) V = 100 V
Control System Operated on the TMS320F28335 DSP
Sampling frequency fs = 10 kHz
TABLE III
RESPONSE TIME AND THD.
Harmonic Response Time THD
Theoretical Experimental
1st positive 54:1 ms 66:3 ms 0:57 %
1st negative 108:1 ms 110:2 ms 0:61 %
where the proposed MAVF-FLL has been coded using the bi-
linear transformation (Tustin) with pre-warping for its discrete
implementation. During the experiments, there was no load
connected and the power converter was not switching.Only the
voltages at the point of common coupling where measured and
the synchronization algorithm executed. The synchronization
method has been tested under the same transient situation
described in section VII. That is, it has been considered a
pre-fault grid voltage of 100\0o with 50 Hz and a post-
fault voltage composed by several harmonics with different
sequences which are summarized in Table I. Besides, it has
been also included a sudden change in the grid frequency from
50 Hz to 45 Hz. The resulting input voltages in steady state
are shown in Fig. 20.
Again, five AVF have been used, one for each harmonic and
sequence component. This includes, the positive 1st harmonic,
negative 1st harmonic, negative 5th harmonic, positive 7th har-
monic and negative 11th harmonic. The sampling frequency
of the power converter prototype is 10 kHz, and the gains for
the AVFs have been tuned to kpf;1 = 0:3, k
n
f;1 = 0:15 and
knf;5 = k
p
f;7 = k
n
f;11 = 0:1. Finally, the settling time for the
frequency adaptation loop is set to T! = 0:1 s.
To show the behavior of the proposed algorithm the internal
variables of the DSP are shown in Fig. 21 and Fig. 22. The
response of the proposed synchronization system under the
aforementioned transient grid conditions is as expected from
the simulation results. Fig. 21 confirms that the frequency
adaptation loop works properly. The estimated frequency
achieves its steady state value in approximately 100 ms as
was defined in the settling time T!.
Regarding the reconstruction of the different harmonic and
sequence components, it can be observed in Fig. 22 that the
algorithm also achieves good performance. Fig. 22a shows
the input voltages measured with the DSP. It can be noted
that the grid fault occurs when time is roughly 16 ms. The
detection of the fundamental positive- and negative-sequences
are plotted in Fig. 22b and Fig. 22c respectively. It can be
noticed that the signals are reconstructed almost perfectly.
Table III shows the theoretical and experimental settling times
and the THD of both waveforms. As can be seen, practical
results fit correctly with analytical study. The slight difference
11
Fig. 20. Experimental steady state input voltages.
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Fig. 21. Experimental transient response of the estimated frequency.
is due to the frequency adaptation loop, because the AVF was
tuned considering ! as a constant or slowly variant value. A
frequency step has been used in the experiment in order to
show the robustness of the proposed algorithm but it is not
usual in a real system. Regarding the THD values achieved
they have been calculated using
THD =
vuuut 1Pk=2 s2rms;k
s2rms;1
: (58)
The experimental THD can be considered as low, thus a
good reconstruction of the fundamental positive- and negative-
sequences have been obtained. It should be noticed that speed
and accuracy can be improved by using a higher sampling
frequency, but due to hardware limitations in the laboratory
prototype (low cost DSP) the computational burden has been
restricted by choosing a suitable sampling frequency. Finally,
Fig. 22d, Fig. 22e and Fig. 22f display the behavior of the
systems for the reconstruction of the negative 5th harmonic,
positive 7th harmonic and negative 11th harmonic. It can
be observed that the proposed scheme provides and accurate
detection of these components.
IX. CONCLUSION
Grid synchronization is a critical issue for power converters
connected to the grid. It affects to the performance of the
power and current control strategies used to manage the power
converter. Besides, it is specially important for the integration
of renewable energy sources where it is necessary to fulfill
very demanding codes in order to have low-voltage ride-
through capability and remain connected during different grid
faults. This paper presents a grid synchronization algorithm
based on the use of vectorial adaptive filters. The proposed
algorithm allows to estimate the grid frequency and the dif-
ferent harmonic sequence components independently of the
harmonic and sequence content of the input voltage. The
design of the whole algorithm has been presented in the paper
and it has been addressed an important issue as the tuning
procedure of the design constants in order to achieve a desired
behavior of the system. In this way, it has been shown how
the design constants should be chosen to define the settling
time of the grid frequency estimation and the number of
cycles needed to reconstruct the different harmonic sequence
components. The algorithm has been tested with simulation
and experimental results. In both cases have been proved that
the algorithm performs correctly and it permits to estimate the
grid frequency and calculate the different harmonic sequence
values without regard to the input voltage harmonic sequence
content. Moreover, it has been shown that the desired dynamic
response is achieved and can be properly defined using the
proposed tuning procedure for the design constants.
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